



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/775,521	02/09/2004	Sam Nemazie	SiliconStor-02US	1050

7590 04/05/2006

Maryam Imam, Esq.
LAW OFFICES OF IMAM
Suite 1010
111 North Market St.
San Jose, CA 95113

EXAMINER

LEE, CHUN KUAN

ART UNIT	PAPER NUMBER
----------	--------------

2181

DATE MAILED: 04/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/775,521	NEMAZIE, SAM	
	Examiner	Art Unit	
	Chun-Kuan (Mike) Lee	2181	

– The MAILING DATE of this communication appears on the cover sheet with the correspondence address –
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-43 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-43 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.


Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.


FRITZ FLEMING
 PRIMARY EXAMINER
 GROUP 2100
AU 2181

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-2, 6-13, 15-29 and 31-43 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-13, 15-16 and 19-32 of copending Application No. 10/775488 in view of "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA".

As per claims 1, 18 and 31, reference copending application (claims 1 and 20 Application No. 10/775488) discloses almost all the functions and characteristics of the instant application. The difference between the two is the reference copending application recited the limitation "a third serial ATA port", while the instant application

recite the limitation "said port including a first host" for the first SATA port and recited the limitation "a third parallel ATA port." By examining the "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", it would have been obvious to consider the utilization of the parallel ATA (PATA) port in place of the serial ATA (SATA) port, because SATA is the result of the technological advancement of PATA, therefore it would be desirable to implement the PATA port in order to be able to utilize the existing PATA peripheral devices, rather than necessitating the purchasing of new and more expensive peripheral devices conforming to the new SATA standard ("SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", pages 1-2) and it would have been obvious to include a first host at the first SATA port as said first SATA port is coupled to a first host unit.

As per claims 2, 6-13 and 15-17, reference copending application (claims 2, 6-13, 15-16 and 19 Application No. 10/775488) discloses all the functions and characteristics of the instant application.

As per claims 19-28 and 29, reference copending application (claims 20-31 Application No. 10/775488) discloses all the functions and characteristics of the instant application.

As per claims 32-43, reference copending application (claims 20-32 Application No. 10/775488) discloses all the functions and characteristics of the instant application.

3. Claims 1, 6-8, 18-19, 23-25, 31-32 and 36-38 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over

claims 1-13, 15-16 and 19-32 of copending Application No. 10/775523 in view of "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA".

As per claims 1, 18 and 31, reference copending application (claims 1, 9 and 14 Application No. 10/775523) discloses almost all the functions and characteristics of the instant application. The difference between the two is the reference copending application recited the limitation "a third serial ATA port" while the instant application recite the limitation "said port including a first host" for the first SATA port and recited the limitation "a third parallel ATA port." By examining the "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", it would have been obvious to consider the utilization of the parallel ATA (PATA) port in place of the serial ATA (SATA) port, because SATA is the result of the technological advancement of PATA, therefore it would be desirable to implement the PATA port in order to be able to utilize the existing PATA peripheral devices, rather than necessitating the purchasing of new and more expensive peripheral devices conforming to the new SATA standard ("SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", pages 1-2) and it would have been obvious to include a first host at the first SATA port as said first SATA port is coupled to a first host unit.

As per claims 6-8, 19, 23-25, 32 and 36-38, reference copending application (claims 2-4, 10-13 and 15-18 Application No. 10/775488) discloses all the functions and characteristics of the instant application.

This is a provisional obviousness-type double patenting rejection

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 6-7, 9-14, 18-19, 23-24, 26-32, 36-37 and 39-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813) in view of "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA".

5. As per claims 1, 18 and 31, Grieff teaches a switch coupled between a plurality of host units and a device via serial advanced technology attachment (SATA) for communicating there between and said switch comprising:

a) a first SATA port (Fig. 1, ref. 130) for connection to a first host unit, said port including a first host (col. 3, ll. 13-24 and col. 5, l.17 to col. 7, l. 6);

b) a second SATA port (Fig. 1, ref. 132) for connection to a second host unit (col. 3, ll. 13-24 and col. 5, l.17 to col. 7, l. 6);

c) a third SATA port (device-side link layer on Fig. 1) for connection to a device (col. 3, ll. 13-24 and col. 5, l.17 to col. 7, l. 6); and

d) an arbitration and control circuit (arbiter module 112 and switch 110 of Fig. 1) for selecting one of the first host unit or the second host unit to be coupled to

the device, through the switch, whenever either one of the first or second host units sends commands for execution thereof by the device, wherein while one of the first or second host units is coupled to the device, through the switch, the other one of the first or second host units sends ATA commands to the switch for execution by the device (col. 3, ll. 13-24 and col. 5, l. 17 to col. 7, l. 6).

Grieff does not expressly teach the switch comprising wherein the third port is a PATA port.

"SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teaches the utilization of PATA ("SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", pages 1-2).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's utilization of the PATA into Grieff's switch. The resulting combination of the references teaches the switch comprising of a third PATA port connecting to a peripheral device.

The suggestion/motivation for doing so would have been having the switch that is backward compatible with the prior technology able to support PATA peripheral devices, rather than necessitating the purchasing of new and more expensive SATA peripheral devices.

Therefore, it would have been obvious to combine "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" with Grieff for the benefit of having a peripheral port that is backward comparable allowing users to be able to connecting existing PATA

peripheral devices instead of purchasing new peripheral devices that conform to the new SATA standard.

6. As per claims 6, 23 and 36, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 1, 18 and 31 as discussed above, where Grieff further teaches the switch comprising wherein said device is a storage unit (Grieff, col. 15, ll. 9-22).

7. As per claims 7, 24 and 37, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 1, 18 and 31 as discussed above, where Grieff further teaches the switch comprising wherein said switch is employed in an enterprise system (Grieff, col. 15, ll. 9-22).

8. As per claims 9, 26 and 39, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 1, 18 and 31 as discussed above, where Grieff further teaches the switch comprising wherein information, in the form of data, commands or setup, is transferred from the device to the first or second host units through the switch and the information is modified by the switch prior to being received by the first or second host units such that modified information rather than the information is received by the first or second host units (Grieff, col. 12, l. 60 to col. 14, l. 28).

9. As per claims 10, 27 and 40, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 9, 26 and 39 as discussed above, where Grieff further teaches the switch comprising wherein the information is referred to as 'identify drive response' (IDENTIFY DEVICE) (Grieff, col. 7, ll. 39-61).

10. As per claims 11, 28 and 41, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 9, 26 and 39 as discussed above, where Grieff further teaches the switch comprising wherein the information is referred to as 'Tag' (Grieff, col. 12, l. 60 to col. 14, l. 28).

11. As per claims 12, 29 and 42, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 1, 18 and 31 as discussed above, where Grieff further teaches the switch comprising wherein information, in the form of data, commands or setup, is transferred from the first or second host units to the device through the switch and the information is modified by the switch prior to being received by the device such that modified information rather than the information is received by the device (Grieff, col. 5, l. 65 to col. 6, l. 56 and col. 10, l. 27 to col. 11, l. 36).

12. As per claims 13 and 43, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 12 and 42 as discussed

above, where Grieff further teaches the switch comprising wherein the information is referred to as `Tag` (Grieff, col. 5, l. 65 to col. 6, l. 56 and col. 10, l. 27 to col. 11, l. 36).

13. As per claim 14, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claim 13 as discussed above, where Grieff further teaches the switch comprising wherein the arbitration and control circuit include a Tag/Sactive Mapping Circuit (Grieff, Command Tracker SM 114 of Fig. 1) for mapping the host tag to the device tag and inverse mapping for identifying a host (Grieff, col. 5, l. 65 to col. 6, l. 56; col. 10, l. 27 to col. 11, l. 36 and col. 12, l. 60 to col. 14, l. 28).

14. As per claims 19 and 32, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 18 and 31 as discussed above, where Grieff further teaches the switch comprising wherein the switch is a serial ATA switch (Grieff, col. 3, l. 13 to col. 4, l. 4 and col. 5, l. 65 to col. 6, l. 56).

15. As per claim 30, Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claim 28 as discussed above, where Grieff further teaches the switch comprising wherein the information is referred to as `Tag` (Grieff, col. 5, l. 65 to col. 6, l. 56 and col. 10, l. 27 to col. 11, l. 36).

16. Claims 2-4, 20-22 and 33-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813) and "SATA vs. PATA: the reality

of Serial and Parallel ATA - Serial ATA", and further in view of Ng (US Patent 6,388,590).

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitations of claims 1, 18 and 31 as discussed above.

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" does not expressly teach the switch comprising wherein the ports include a task file.

Ng teaches the coupling an ATAPI task file (Fig. 3, ref. 72b, 72a) to a serial transceiver port (Fig. 3, ref. 62a, 62b, 64a, 64b).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include Ng's task file into Grieff and SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's switch ports. The resulting combination of the references teaches the switch further comprising the task file for each of the respective ports.

The suggestion/motivation for doing so would have been to enable operation of data transferring at faster rate (Ng, col. 2, ll. 27-50).

Therefore, it would have been obvious to combine Ng with Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" for the benefit of increasing data transferring rate.

17. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813), "SATA vs. PATA: the reality of Serial and Parallel ATA -

Serial ATA” and Ng (US Patent 6,388,590), further in view of Boucher et al. (US Patent 6,434,620).

Grieff, “SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA” and Ng teach all the limitations of claim 4 as discussed above, where Grieff further teaches the switch comprising wherein said first, second and third ports are operating at link layer (level 2 ports) (Grieff, Fig. 1).

Grieff, “SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA” and Ng does not expressly teach the switch comprising wherein said first, second and third ports are level 4 ports.

Boucher teaches a communication interface between a peripheral comprising the intelligent network interface card (INIC 50 of Fig. 1) and a host (Fig. 1, ref. 52) comprising a physical layer communication path (Fig. 1, ref. 57) and two other communication paths at higher communication layer (Fig. 1 and col. 6, l. 60 to col. 7, l. 10).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include Boucher’s higher layer communication path into Grieff, “SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA” and Ng’s switch. The resulting combination of the references teaches the switch further comprising the ports, interconnection between the hosts and the peripheral device, operating at level 4, as it is well known to one skilled in the art that the highest communication layer for SATA is application layer (level 4).

The suggestion/motivation for doing so would have been to provide a faster communication path between the peripheral device and the host (Boucher, Fig. 1).

Therefore, it would have been obvious to combine Boucher with Grieff, "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" and Ng for the benefit of having a faster communication port between the peripheral device and the host.

18. Claims 8, 25 and 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813) and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", further in view of Talati (US Patent 6,763,402).

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitation of claims 1, 18 and 31 as discussed above, where Grieff further teaches the switch is implemented in an enterprise-class ATA- based storage system, allowing multiple host to access the same device at the same time (Grieff, col. 2, l. 57 to col. 4, l. 16).

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" does not expressly teach the concurrent access of the device by the first and the second host unit

Talati teaches a system and a method comprising wherein two or more host can have simultaneous concurrent access to the same volume (col. 1, l. 7 to col. 2, l. 36).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include Talati's concurrent simultaneous concurrent access to

the same volume by two or more hosts into Grieff and SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's switch system.

The suggestion/motivation for doing so would have been to have more than one computer user simultaneous access the same data storage device (Talati, col. 1, l. 7 to col. 2, l. 36).

Therefore, it would have been obvious to combine Talati with Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" for the benefit of enabling multiple host simultaneous concurrent accessing the same storage device.

19. Claims 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813) and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", and further in view of "Serial ATA Specification".

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitations of claim 1 as discussed above.

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" does not expressly teach the switch comprising wherein either the first or the second host sends a legacy queue command queued by the device; and wherein either the first or the second host sends a native queue command for execution thereof by the device.

"Serial ATA Specification" teaches the utilization of the legacy ATA queuing (legacy queue command) and the native Serial ATA queuing (native queue command) by the Serial ATA device (Section D.1.5 on page 301).

Therefore, it would have been obvious to one of ordinary skill in this art, at the time of invention was made to include Serial ATA Specification's queuing of legacy queuing command and the execution of the native queuing command into Grieff and SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's switch for data to be properly transferred between the device and the plurality of host, as Grieff and SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's interconnection between the device and the plurality of host conforms to the SATA standard

20. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Grieff et al. (US Patent 6,961,813) and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA", and further in view of Boucher et al. (US Patent 6,434,620).

Grieff and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" teach all the limitations of claim 1 as discussed above, where Grieff further teaches the switch comprising:

wherein said first, second and third ports are operating at link layer (level 2 ports) (Grieff, Fig. 1); and

a Data FIS FIFO (Grieff, host FIS buffer 120 and device FIS buffer 122 of Fig. 1) and an associated FIFO Control (Grieff, Command Tracker SM 114 of Fig. 1) are coupled to the first, second and third ports and are located externally thereto (Grieff, Fig. 1 and col. 5, l. 65 to col. 6, l. 56).

Grieff does not expressly teach the switch comprising wherein the first, second and third ports are level 3 SATA ports.

Boucher teaches a communication interface between a peripheral comprising the intelligent network interface card (INIC 50 of Fig. 1) and a host (Fig. 1, ref. 52) comprising a physical layer communication path (Fig. 1, ref. 57) and two other communication paths at higher communication layer (Fig. 1 and col. 6, l. 60 to col. 5, l.10).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include Boucher's higher layer communication path into Grieff, and SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA's switch. The resulting combination of the references teaches the switch further comprising the ports, interconnection between the hosts and the peripheral device, operating at level 3, as it is well known to one skilled in the art that SATA standard comprise of four communication layers and one of said communication layer comprise of transport layer (level 3).

The suggestion/motivation for doing so would have been to provide a faster communication path between the peripheral device and the host (Boucher, Fig. 1).

Therefore, it would have been obvious to combine Boucher with Grieff, and "SATA vs. PATA: the reality of Serial and Parallel ATA - Serial ATA" for the benefit of having a faster communication port between the peripheral device and the host, as level 3 is higher than level 2.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun-Kuan (Mike) Lee whose telephone number is (571) 272-0671. The examiner can normally be reached on 8AM to 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

C.K.L.
03/23/2006

Supervisory
Fritz M. Fleming
FRITZ FLEMING
PRIMARY EXAMINER
GROUP 2100
4/2/2006
AU2181